



SHEET#	DESCRIPTION	SHEET#	DESCRIPTION	SHEET#	DESCRIPTION
PAGE1	INDEX	PAGE34	M.2 SOCKET_WLAN_CNVi	PAGE68	DC IN
PAGE2	BLOCK DIAGRAM	PAGE35	M.2 SOCKET_SSD1	PAGE69	20V to 12V
PAGE3	XDP DEBUG PORT	PAGE36	M.2 SOCKET_SSD2(RESERVE)	PAGE70	IMVP8 CONTROL
PAGE4	CML-S SOCKET(MISC)	PAGE37	AUDIO CODEC ALC233VB	PAGE71	IMVP8_EN_CONTROL
PAGE5	CML-S SOCKET(PEGDMIFDI)	PAGE38	COMBO JACK_SPEAKER	PAGE72	VCORE OUTPUT DRIVE-1
PAGE6	CML-S SOCKET(MEMORY CHA)	PAGE39	RGBIR/1080p HD	PAGE73	VCCGT OUTPUT DRIVE
PAGE7	CML-S SOCKET(MEMORY CHB)	PAGE40	TOUCH HD	PAGE74	VCCSA OUTPUT DRIVE
PAGE8	CML-S SOCKET(POWER)	PAGE41	BLANK	PAGE75	VCCIO_0
PAGE9	CML-S SOCKET(GND)	PAGE42	BLANK	PAGE76	BLANK
PAGE10	CML-S(DECOUPLING)	PAGE43	SIDE USB3.1 G2 PORTX2	PAGE77	SYS DDR4 VR
PAGE11	S0ix GLUE LOGIC	PAGE44	SIDE USB TYPE-C CONN	PAGE78	+2V5_VPP_S3
PAGE12	DDR4 SO-DIMM CHANNEL A	PAGE45	REAR USB3.1 G1 PORTX2	PAGE79	+5V_S5/+3V3_DSW
PAGE13	DDR4 SO-DIMM CH A_POWER	PAGE46	REAR USB3.1 G1 PORTX2	PAGE80	BLANK
PAGE14	DDR4 SO-DIMM CHANNEL B	PAGE47	+3V3_LAN_S5	PAGE81	+1V05_PCH_S5
PAGE15	DDR4 SO-DIMM CH B_POWER	PAGE48	LAN JACKSONVILLE(D)	PAGE82	+1V8_PCH_S5
PAGE16	PCH(DMI_PCIE_CNVI_U2_U3)	PAGE49	SPI TPM(D)	PAGE83	+3V3_S5 /+3V3_S0/+5V_S0 SW
PAGE17	PCH (PCIE_SATA_DDC)	PAGE50	RSMRST LOGIC	PAGE84	VCCST
PAGE18	PCH (CLOCK)	PAGE51	SIO_IT8632BX	PAGE85	HOLE_HEATSINK
PAGE19	PCH (SMBUS_MSIC.)	PAGE52	FAN(D)	PAGE86	Flexible IO Assign
PAGE20	PCH (HDA_SMBUS_ISH)	PAGE53	COM PORT	PAGE87	RESET MAP
PAGE21	PCH(eSPI_SPI_U3_C2)	PAGE54	FUNCTION BUTTON(D)	PAGE88	SMBUS MAP
PAGE22	PCH (POWER)	PAGE55	AMD R19M-M18-50_PCIE	PAGE89	CLOCK DISTRIBUTION
PAGE23	PCH (GND)	PAGE56	AMD R19M-M18-50_MEMORY	PAGE90	DSW SEQUENCING
PAGE24	BIOS SPI FLASH(D)	PAGE57	GPU DDR5 256MX32_1	PAGE91	POWER SEQENCING
PAGE25	TOF HEADER	PAGE58	GPU DDR5 256MX32_2	PAGE92	POWER DELIVERY
PAGE26	BOARD ID_SMB_LS	PAGE59	AMD R19M-M18-50_POWER	PAGE93	PCH STRAPPING TABLE
PAGE27	DP PORT CONN/ESD	PAGE60	AMD R19M-M18-50_IFP/DAC	PAGE94	SIO GPIO TABLE
PAGE28	BLANK	PAGE61	AMD R19M-M18-50_XTAL_SVI2_I2C	PAGE95	UNUSED I/F
PAGE29	RTD2136N-CG_CONVERTER	PAGE62	AMD R19M-M18-50_TIMING CONTROL LOGIC	PAGE96	CHANGE LIST-V0.1 TO V0.15
PAGE30	LVDS CONN	PAGE63	AMD R19M GPU_SVID2 CONTROLLER	PAGE97	CHANGE LIST-V0.15 TO V0.2
PAGE31	LCD CONVERTER	PAGE64	AMD R19M GPU_VRAM OUTPUT	PAGE98	CHANGE LIST-V0.2 TO V0.3
PAGE32	CARD READER HD	PAGE65	R19M_+3V3_+1V8	PAGE99	CHANGE LIST-V0.3 TO V1.0
PAGE33	SATA 3.0_FPC CONN	PAGE66	R19M_+1V35_GPU_S0		
		PAGE67	R19M_+0V95_GPU_S0		

 Universal Scientific Industrial Co., Ltd.	
TITLE: M90a/M838z	REV: V0.3
INDEX	
Document Number : <Doc>	
Prepared by : KERRY HUANG	
SIZE : A3	Date: Monday, January 20, 2020
PAGE: 1 of 99	


Block Diagram - M90a/M838z

M90a/M838z : 23.8"


M90a: 17AA/3193
M838z: 17AA/3179





CPU DEBUG CONN







www.teknisi-indonesia.com











CPU DECOUPLING

Inside processor socket cavity

0805 X12 -TOP








Table 318. Decoupling Requirements for CML S 6+2 Processor

Domain	Cavity cap	Outside Socket Cap	Topside/ Bottom Side	Placement Guideline and Notes
Vcc	12x 47uF 0805		Top	
		5x 47uF 0805	Top	
VccGT	7x 47uF 0805		Bottom	
		3x 47uF 0805	Top	
VccSA	3x 22uF 0603		Top	
		2x 22uF 0603	Top	
		6x 47uF 0805	Top	
	1x 22uF 0603		Bottom	
VDDQ		4x 22uF 0603	Top	Connect caps to VDDQ_EdgeCap LGA's only. No need to connect to VDDQ plane.
	2x 22uF 0603		Bottom	
VccIO	3x 22uF 0603		Top	
	3x 47uF 0805		Bottom	
VccST		1x 22uF 0805	Top	Merged with VccPLL; 0805 capacitors placed as close to processor as possible, outside the socket cavity.
		1x 1uF 0402	Top	
VccSTG		1x 1uF 0402	Top	
VCCPLL_OC		1x 1uF 0402	Top	Required if VCCPLL_OC LGA is isolated and routed to a different VR. Else short to VDDQ.



1 S0 S0 IDLE

0

CEC RELATED SEQ LOGIC

GLITCH FREE SLP_S0_N

BKUP LOGIC TO AVOID IMVP8 RESET

teknisi-indonesia.com

PS_ON CONTROL FOR CEC

QUICK RSMRST_N PULL DN CKT

SYS_PWROK SURPRISE POWER DOWN TRIGGERED BY PWRGD_PS CEC RELATED SEQ LOGIC

FAST PD OF VCCIO_EN AND VR_ENABLE AT PS_ON_B=LOW

USI Universal Scientific Industrial Co., Ltd.	
TITLE: M90a/M838z S0ix GLUE LOGIC	REV: V0.3
Document Number : <Doc>	
Prepared by : KERRY HUANG	
SIZE : A3	Date : Wednesday, January 15, 2020
PAGE: 11 of 99	

DIMM1

CAD Note:
1. DIMM1 should have
10 mil trace width

DDR4 SO-DIMM CHANNEL A

CHANNEL A
ADDRESS : 0XA0 000

Data bit swapping within a byte lane





FOR ECC

FOR ECC


4.0H

DDR4SODIMM260_STD_ADDR0069-P039

DDR4SODIMM260_STD_ADDR0069-P039



CAD NOTE:
PLACE RESISTORS
CLOSE TO CH. A DIMMS
ON DIMM_VREF_A



For Intel MOW



TITLE: M90d/M838z

REV: V0.3


Document Number: <Doc>

Prepared By: KERRY HUANG


DATE: Wednesday, January 15, 2020

PAGE: 12 of 98



DDR4 SO-DIMM CHANNEL A



CHANNEL B
ADDRESS: 0XA4 010



+1V2_DDR4_



8.0H

DDR4SODIMM260_STD_ADDR0205-P023

5 4 3 2 1

DDR4 SO-DIMM CHANNEL B

D

C

B

A

+2V5_VPP_S3

+0V6_VTT_S0

+1V2_DDR4_S3

DDR4 DECOUPLING

Place close to DIMM

J3B

8.0H

DDR4SODIMM260_STD_ADDR0205-P023

DDR4SODIMM260_STD_ADDR0205-P023

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262

VTT

VPP1

VPP2

VDD1

VDD2

VDD3

VDD4

VDD5

VDD6

VDD7

VDD8

VDD9

VDD10

VDD11

VDD12

VDD13

VDD14

VDD15

VDD16

VDD17

VDD18

GND1

GND2

262

261

260

259

258

257

256

255

254

253

252

251

250

249

248

247

246

245

244

243

242

241

240

239

238

237

236

235

234

233

232

231

230

229

228

227

226

225

224

223

222

221

220

219

218

217

216

215

214

213

212

211

210

209

208

207

206

205

204

203

202

201

200

199

198

197

196

195

194

193

192

191

190

189

188

187

186

185

184

183

182

181

180

179

178

177

176

175

174

173

172

171

170

169

168

167

166

165

164

163

162

161

160

159

158

157

156

155

154

153

152

151

150

149

148

147

146

145

144

143

142

141

140

139

138

137

136

135

134

133

132

131

130

129

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

100

99

98

97

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

262

261

260

259

258

257

256

255

254

253

252

251

250

249

248

247

246

245

244

243

242

241

240

239

238

237

236

235

234

233

232

231

230

229

228

227

226

225

224

223

222

221

220

219

218

217

216

215

214

213

212

211

210

209

208

207

206

205

204

203

202

201

200

199

198

197




196




195

194

193


192







+1V8_PCH_S5


Line	Signal	Start	End	Label
34	CNV_BRI_DT_R	R5744	22R	CNV_I
34	CNV_BRI_RSP	0402	22R	CNV_I
34	CNV_RGI_DT_R	R5743	22R	CNV_I
34	CNV_RGI_RSP	0402	22R	CNV_I











PCH CLOCK









1.8V:eSPI



teknisi-indonesia.com



STRAP:ESPI FLASH SHARING MODE

0:MAFS


1:SAFS

PCH HAS INTERNAL 20K PD
Warning: This strap must be configured to '0'
(SAFS is disabled) if the eSPI or LPC
strap is configured to '0' (eSPI is
disabled)




JTAG ODT DISABLE STRAP

JTAG ODT DISABLED WHEN LOW
JTAG ODT ENABLED WHEN HIGH (DEFAULT)
PCH INTERNAL PULL-UP




BOOT HALT STRAP (DFX) REFER TO PCH XDP PAGE AS WELL


BOOT HALT DISABLED WHEN HIGH (DEFAULT)
BOOT HALT ENABLED WHEN LOW
PCH INTERNAL PULL-UP



CONSENT STRAP IS ENABLED IF LOW PCH HAS INTERNAL WEAK PU



PERSONALITY STRAP IS ENABLED IF LOW PCH HAS INTERNAL WEAK PU



USI® Universal Scientific Industrial Co., Ltd.


TITLE: M90a/M838z
PCH eSPI LPC_SPI U3_U2




REV: V0.3

Document Number: <Doc>

Prepared by: KERRY HUANG

SIZE: A3 Date: Wednesday, January 15, 2020 PAGE: 21 of 99






SPI FLASH

3,21,49 PCH_SPI_MOSI
21,49 PCH_SPI_MISO
21 PCH_SPI_CS0_N
21 PCH_SPI_CS1_N


21,49 PCH_SPI_CLK
21 PCH_SPI_IO2
21 PCH_SPI_IO3




16M for M8
ME FW+SBIOS

PCH_SPI_MISO R218 0402 33R PCH_SPI_MISO_R1

PCH_SPI_MOSI R220 0402 33R PCH_SPI_MOSI_R1
PCH_SPI_CLK R219 0402 33R PCH_SPI_CLK_R1
PCH_SPI_CS0_N R248 0402 33R PCH_SPI_CS0_R1
PCH_SPI_IO2 R221 0402 33R PCH_SPI_IO2_R1
PCH_SPI_IO3 R222 0402 33R PCH_SPI_IO3_R1




for M8



16M for M9
8M for M8

PCH_SPI_MISO R4996 0402 33R PCH_SPI_MISO_R2


PCH_SPI_MOSI R4993 0402 33R PCH_SPI_MOSI_R2
PCH_SPI_CLK R4994 0402 33R PCH_SPI_CLK_R2
PCH_SPI_CS1_N R4995 0402 33R PCH_SPI_CS1_R2
PCH_SPI_IO2 R4996 0402 33R PCH_SPI_IO2_R2
PCH_SPI_IO3 R4995 0402 33R PCH_SPI_IO3_R2




SBIOS

32M for M9


ME FW+SBIOS




for M9




for M9









BOARD ID













BOARD ID MAP		ID5	ID4	ID3	ID2	ID1	ID0
(1)	M90a w/GPU TPM w/ computrace --Q470 LI	0	0	0	0	0	0
(2)	M90a UMA TPM w/ computrace --Q470 LI	0	0	0	0	0	1
(3)	M838z W/GPU w/o TPM w/o computrace -H470 LC	0	0	0	0	1	0
(4)	M90a w/GPU w/o TPM w/o computrace --Q470 LC	0	0	0	0	1	1
		0	0	0	1	0	0
		0	0	0	1	0	1
		0	0	0	1	1	0

default

USI[®] Universal Scientific Industrial Co., Ltd.	
TITLE: M90a/M838z BOARD ID_SMBUS LS	REV: V0.3
Document Number : <Doc>	
Prepared by : KERRY HUANG	
SIZE : A3	Date: Wednesday, January 15, 2020
PAGE: 26 of 99	



DPC_CAD	OA	OD	
1	DDPD_CTRLCLK	DDPD_CTRLCLK	HDMI
0	DPOUT_AUX_DN	DPOUT_AUX_DP	DP



USI[®] Universal Scientific Industrial Co., Ltd.

TITLE: M90a/M838z
DP PORT


Document Number: <Doc>


Prepared by: KERRY HUANG


SIZE: A3 Date: Wednesday, January 15, 2020 PAGE: 27 of 99

REV: V0.3

BLANK


 Universal Scientific Industrial Co., Ltd.		
TITLE: M00a/MR3Bz		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A2	Date: Wednesday, January 15, 2020	PAGE: 28 of 99






NOPOP R6091 for M90a
 POP R5733,Q507,R5650 for M90a

0:Privacy mode
 1:Sharing mode



Panel power Enable






LM238WF2(NON-TOUCH) :Imax: 0.762A
 LM238WF5(TOUCH) :Imax: 0.788A
 LTM238HL06 NON-TOUCH) :Imax: 0.715A
 M238HCR(NON-TOUCH)-EP :Imax: 0.948A


Panel Backlight Brightness Control

AIO Panel ID Definition					
		LG Non-Touch	LG Touch	BOE	Innolux-EP
Cable PN	SIO GPIO	LM238WF2-SSM1 ES8.0	LM238WF5	MV238FHM-N20 ES8.0	M238HCR
PIN 7	GPIO76 - LCD_ID0	0	0	1	1
PIN 8	GPIO75 - LCD_ID1	1	1	1	1
PIN 9	GPIO74 - LCD_ID2	1	1	1	1
PIN 10	GPIO73 - LCD_ID3	0	1	0	1

SC10Q73638	SC10Q73640	SC10Q73634	SC10Q73636
SC10Q73639	SC10Q73641	SC10Q73635	SC10Q73637



CardReader



CR STAND-OFF
A,B BOM:48-957728-03
C BOM: 48-957728-02

www.teknisi-indonesia.com

SATA CONN

SATA 3.0



PDG: 2"~6"

HDD


STAND_OFF_HOLE_D6XL1.5_0.8_8.45



HDD STAND-OFF 48-957747-01


ODD





	2.5" HDD			3.5" HDD		
	Spin up Max Current(A)	Normal Working Max Current(A)	Voltage Tolerance	Spin up Max Current(A)	Continuous R/W (50%) Current(A)	Voltage Tolerance
12V	-	-	-	2.8	0.85	±10%
5V	1.1	0.5	±5%	1	0.7	±5%
	Slim ODD(Super Multi)			HH ODD		
	Start up Max Current(A)	Normal Working Max Current(A)	Voltage Tolerance	Start up Max Current(A)	Normal Working Max Current(A)	Voltage Tolerance
12V	-	-	-	2.5	2.5	±10%
5V	2.5	1.2	±5%	2	1.6	±5%
	2.5" SSD			M.2 SSD		
	Start with in-rush Current(A)	Read/Write Max Current(A)	Voltage Tolerance	Start with in-rush Current(A)	Read/Write Max Current(A)	Voltage Tolerance
5V	1.6	1.6	±5%,-(8% at startup)	-	-	-
3.3V	-	-	-	2.5	2.5	±5%,-(8% at startup)








2.5A



Combo Audio Jack




	3-POLE headphone	3-POLE line-in	3-POLE mic-in	4-POLE CTIA headset	4-POLE OMTP headset
GHS	V			V	V
UAJ	V	V	V	V	V


4Ω +-15%
Rated Power :3W
Max. Power:5W

Required at least 40 mil

SPEAKER




For RGBIR
only for M90a




Multi-Touch


only for M90a




BLANK

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z BLANK		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 41 of 99






BLANK

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z BLANK		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 42 of 99


19,45,46,51,77,78,84




up7549 co-lay with AX87X3B
co-lay TPS2001D & LV9742 & GS7632& APL3553



Tongue Color:USB3.1 Gen2
BLACK



USB TYPE-C CONN




REAR USB3.0 X 4

teknisi-indonesia.com






19,43,46,51,77,78,84

SLP_S4_N



Tongue Color:USB3.1 Gen1
Black


up7549 co-lay with AX87X3B
co-lay TPS2001D & LV9742 & GS7632& APL3553




USI Universal Scientific Industrial Co., Ltd.		
TITLE:	M90a/M838z REAR USB3.1 G1 PORTX2	REV: V0.3
Document Number :		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 45 of 99

WL_CHARGER_EN

	ENABLE WL_CHARGER_EN (DEFAULT)	DISENABLE WL_CHARGER_EN
S0~S4	1	1
S4~S5	1	0









POP FOR WL_CHARGER





USB_PO_EN


	ENABLE USB POWER ON (DEFAULT)	DISENABLE USB POWER ON
S0~S4	1	1
S4~S5	1	0




POP FOR WL_CHARGER



POP 100K FOR WL_CHARGER




Tongue Color:USB3.1 Gen1
Black





USB POWER ON
(Key ALT+P to power on system)

USB Debug




Universal Scientific Industrial Co., Ltd.	
TITLE: M90a/M83bz REAR USB3.1 G1 PORTX2	REV: V0.3
Document Number : <Doc>	
Prepared by : KERRY HUANG	
SIZE : A3	Date: Wednesday, January 15, 2020
PAGE: 46 of 99	







 Universal Scientific Industrial Co., Ltd.		
TITLE:	M90a/M838z +3V3_LAN_S5	REV: V0.3
Document Number :		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 47 of 99


DPWROK LOGIC





POWER-WELL ISOLATION CONTROL




USI Universal Scientific Industrial Co., Ltd.	
TITLE: M90a/M838z RSMRST LOGIC	REV: V0.3
Document Number : <Doc>	
Prepared by : KERRY HUANG	
SIZE : A3	Date: Wednesday, January 15, 2020
PAGE: 50 of 99	




FAN STAND-OFF
A,B BOM:48-957729-03
C BOM: 48-957729-02




 Universal Scientific Industrial Co., Ltd.			
TITLE: M90a/M838z FAN		REV: V0.3	
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 52 of 99	

SERIAL PORT 1



Wake On Modem Header



	N_RI	RI#
Active	+12V_S0	Low
Normal	-12V	High




COM STAND-OFF

A,B BOM: 48-957751-03

C BOM: 48-957751-02




Power LED



Power LED Behavior:


- System on: On
- System in Standby: Gradual 1s On, Gradual 1s OFF, 3s OFF
- Initial Connection of Power (e.g. via AC adaptor or AC-in): Blink 3 Times (0.25 s On/ 0.25 s Off , repeat x 3)
- System entering hibernation: Blink (0.25 s On/ 0.25 s Off)
- System off: OFF

Power Button




Eprivacy Button HD

ONLY FOR M90a




HDD LED



HDD LED Behavior: Blink when HDD active

42-141613-01 - LED GREEN 0805 17-21/G6C-BM1N2B/3T

MIC MUTE LED




Mic mute LED Behavior:

- ON when muted; OFF when un-muted
- S3/S4/S5 will be off
- Will keep last state when next reboot or re-power on
- The shipping default for Mic mute led is off (after preload in MFG, Mic mute is off)


Orange (Amber 611nm)

MIC Mute Button




Skype Button




 Universal Scientific Industrial Co., Ltd.			
TITLE: M90a/M838z		REV: V0.3	
FUNCTION BUTTON			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE: A3	Date: Wednesday, January 15, 2020	PAGE: 54 of 99	


FOR GPU
HEAT PIPE SCREW HOLES




48-956602-01 -SO-RND,M2.0*D4*2.5,CU,SN,hole seal -LONG FEI
48-956602-02 -SO-RND,M2.0*D4*2.5,CU,SN,hole seal -SCREWTECH




For Optimus





GDDR5 Memory Channel A x32 mode MF=0


*DQ bit swapping is allowed within a byte lane.





www.teknisi-indonesia.com

MF=1



VDDC and VDDCI vias should be separated underneath the ASIC and only joined on the unified power plane









Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128MB	000
256MB	001
64MB	010
Reserved	011



Bit 5:Tx deemphasis enabled
 Bit 4:The transmitter full-swing is enabled
 Bit 3:N/A
 Bit 2: The CLKREQB power management capability is disabled
 Bit 1:PCIe GEN3 is supported.



Bit 5: N/A 1
Bit 4: N/A 1
Bit 3: Disable the external BIOS ROM device.
Bit 2: N/A 0
Bit 1: N/A 0



FOR Samsung
(Default)


R_PU	R_PD	Bits[3:1]
NC	4K75	000
8K45	2K	001
4K53	2K	010
6K98	4K99	011
4K53	4K99	100
3K24	5K62	101
3K4	10K	110
4K75	NC	111

Resitor Divider Lookup Table


Cap. Value(nF)	Bits[5:4]
680	00
82	01
10	10
NC	11

Cap. Lookup Table


MEMORY CONFIG	PS_3[3:1]	DESCRIPTION
MICRON 8Gb	000	MICRON-MT51J256M32HF-80 -B
SAMSUNG 8Gb	001	SAMSUNG-K4G80325FC-HC25





FOR EVT




SVC	SVD	Voltage Selected(V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8








GPIO19_CTF :

ACTIVE HIGH 105 degree ,
all the power rails to the GPU should be removed immediately, except for 3.3 V and 1.8 V .









TDC :18A , EDC:60A, LL:1mOHM

Parameter	Value
Iout.max	42A Per-phase : 21A
OCp set point	63A Per-phase : 31.5A
OCp formula	$I_L = (3.19375 - 0.64) / DCR * (R_{cax} / R_{lON})$
Switching Frequency	350kHz
Input ripple current	5.03A
Output ripple current	10.9A
Choke_size (L*W*H) (mm)	11.5*8.05*5.5
Choke_Isat	63A
Choke_DCR	0.65mΩ
Choke_LIR	51.9μ
Input capacitance	10UF_25V_X5R_1206*4
Output capacitance (Near GPU side)	330UF_6.3V*4 22UF_6.3V_X5R_0805*2

+3V3_GPU_S0 DISCHARGE




POWER UP / POWER DOWN SEQUENCE



+1V8_GPU_S0

Max. slew rate :20mV/us

0.5A-TDC



Parameter	Value
Vin	3.3V
Vout	1.8V
Iout (max)	0.5A
Pd	0.75W
JA	75°C/W
TJ (nom)	125°C
TA (max)	68°C
Pd (max)	0.76W

USI Universal Scientific Industrial Co., Ltd.		
TITLE:	M90a/M838z +3V3_GPU_S0/+1V8_GPU_S0	REV: V0.3
Document Number :	<Doc>	
Prepared by :	KERRY HUANG	
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 65 of 99


GDDR :

8Gb GD5 8Gbps Samsung K4G80325FC-HC25: 0.9A x2 =1.8A
8Gb GD5 8Gbps Micron MT51J256M32HF-80 :B : 1.06A x2 =2.12A

GPU: 2A

+1V35_GPU_S0

TDC: 2A, EDC: 4A




+1V35_GPU_S0

Parameter	Value
Iout.max	5A
OCp set point	11.0A
OCp formula	$I_L = (3.19375 - 0.64) / DCR * (R_{CSX} / R_{IMONA})$
Switching Frequency	450kHz
Input ripple current	1.26A
Output ripple current	1.865A
Choke_size(L*W*H)(mm)	7.0*8.3*5.0
Choke_Isat	11A
Choke_DCR	5.1mΩ
Choke_LIR	37.3%
Input capacitance	10UF_25V_X5R_1206*2
Output capacitance (Near GPU side)	330UF_6.3V*1 22UF_6.3V_X5R_0805*3

+0V95_GPU_S0


TDC:2A, EDC:3A


4




Parameter	Value
Iout.max	2.0A
OCP set point	4A
OCP formula	IC controlled
Switching Frequency	1MHz
Input ripple current	0.91A
Output ripple current	0.46A
Choke_size(L*W*H)(mm)	4.3*4.3*2.1
Choke_Isat	3.3A
Choke_DCR	48.00mΩ
Choke_LIR	22.6%
Input capacitance	10UF_6.3V_X5R_0603*1
Output capacitance	22UF_6.3V_X5R_0805*2


ADP 20V POWER






Parameter	Value
Iout.max	2.7A@Ipeak =3.7A
OCp set point	6.7A ~ 8.9A
OCp formula	IC Setting
Switching Frequency	600kHz
Input ripple current	1.82A
Output ripple current	1.18A
Choke_size(L*W*H) (mm)	7.6*6.9*4.0
Choke_Isat	10A
Choke_DCR	37mΩ
Choke_LIR	31.8%
Input capacitance	10UF_25V_X5R_1206*2
Output capacitance	22UF_16V*4 10UF_16V_X5R_0805*2





Parameter	Value
Iout.max	140A
OCP set point	210A
OCP formula	Formula
Switching Frequency	360kHz
Input ripple current	14.5A
Output ripple current	13.125A
Choke_size(L*W*H)(mm)	10.4*7.4*5.0
Choke_Isat	55A
Choke_DCR	0.5775mΩ
Choke_LIR	37.5%
CPU Load Line	1.7mΩ
Input capacitance	470P_25V*3 100P_25V_X5R_1206*5 4.70UF_25V_X5R_0805*3
Output capacitance	5600P_2.5V*5 470P_5.3V_X5R_0805*5

 **Universal Scientific Industrial Co., Ltd.**

TITLE:

M90a/M838z
VCORE OUTPUT

REV:

V0.3

Document Number :

<Doc>

Prepared by :

KERRY HUANG

SIZE :

A3

Date:


Monday, January 20, 2020

PAGE:

72 of 99


+VCCGT_CPU_S0

Vin : 20V
Vout : 0.25V~1.52V/max. 51A
ITDC : 37A
OCP : TBDA




Vin : 20V
Vout : 0.25V~1.52V/max. 51A
ITDC : 37A
OCP : TBDA

Parameter	Value
Iout.max	35A
OCP set point	60A
OCP formula	Formula
Switching Frequency	360kHz
Input ripple current	7.45A
Output ripple current	11.43A
Choke_size(L*W*H) (mm)	10.4*7.4*5.0
Choke_Isat	55A
Choke_DCR	1.05mΩ
Choke_LIR	32.6%
CPU GT Load Line	4.0mΩ
Input capacitance	4.7UF_25V_X5R_0805*2 10UF_25V_X5R_1206*1
Output capacitance	560UF_2.5V*3



Universal Scientific Industrial Co., Ltd.

TITLE: M90a/M838z		REV: V0.3
VCCGT OUTPUT		
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date : Monday, January 20, 2020	PAGE: 73 of 99



11,70,71,74

VR_READY_IMVP

R1087 1K 0R

POP FOR MS

70,71

VCCSA_PWRGD

CPS_R

R1077 15K 1%

0402

U76_CSP

CSN_VO

R1078 9K09 1%

0402

C803 0.1UF 16V X7R

VSS_SAI0_SENSE

R1081 100R

0402

VCCSA_VSEN

+VCCSA_CPU_S0

R1083 100R

0402

VCCSA_SENSE

VCCSA_SENSE

R1084 3K 1%

0402

C805 100PF 50V NPO

R1086 100R 1%

0402

C809 680PF 50V X7R

C810 0.022UF 25V X7R

C811 0.022UF 25V X7R

VCCSA_FB_C

R1087 6K98 1%

0402

VCCSA_COMP_C

R1087 6K98 1%

VCCSA_COMP

R1089 124K 1%

0402

F=300KHZ

VCCSA_VSEN

BOTTOM PAD CONNECT

TP GND via 6 VIAS

SA_ROSC_EN

R3350 105K 1%

0402

U208_3

U208 2N7002DW

SA_TG

R1079 1R

0805

SA_TG_R

R1080 10K

0402

SA_BG

R1084 0R

0805

SA_BG_R

R1084 0R

0805

SA_SNUB

R1075 1R

1206

C801 2200PF 50V X7R

1206

SA_SNUB

+20V_CPU_VIN_DSW

C796 47UF 25V X7R

0805

C797 47UF 25V X7R

0805

C798 47UF 25V X7R

0805

C799 47UF 25V X7R

0805

C796 47UF 25V X7R

0805

C797 47UF 25V X7R

0805

C798 47UF 25V X7R

0805

C799 47UF 25V X7R

0805

C796 47UF 25V X7R

0805

C797 47UF 25V X7R

0805

C798 47UF 25V X7R

0805

C799 47UF 25V X7R

0805

C796 47UF 25V X7R

0805

C797 47UF 25V X7R

0805

C798 47UF 25V X7R

0805

C799 47UF 25V X7R

0805

C796 47UF 25V X7R

0805

C797 47UF 25V X7R

0805

C798 47UF 25V X7R

0805

C799 47UF 25V X7R

0805

C796 47UF 25V X7R

0805

C797 47UF 25V X7R

0805

C798 47UF 25V X7R

0805

VCC1.05V_VSA

Vin:+20V

Vout:1.052V

Peak:11.3A

TDC:10A

OCF~20A

Peak:11A

OCF:20A

+VCCSA_CPU_S0

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

CE23 560UF 2.5V

1206

CE22 560UF 2.5V

1206

MAGIC/TRIO

DCR:2.3mohm

L59 1UH

1206

R1075 1R

1206

C801 2200PF 50V X7R

1206

SA_SNUB

R1075 1R

1206

C801 2200PF 50V X7R

1206

SA_SNUB

R1075 1R

1206

C801 2200PF 50V X7R

1206

SA_SNUB

R1075 1R

1206

C801 2200PF 50V X7R

1206

SA_SNUB

R1075 1R

1206

C801 2200PF 50V X7R

1206

SA_SNUB

R1075 1R

1206

C801 2200PF 50V X7R

1206

Outside processor socket cavity

2x 22uF 0603-TOP

6x 22uF 0805-TOP

www.teknisi-indonesia.com

[illegible][illegible]

EN:PU VDD 1M35

VCCIO_VDD 1M35

Component Values:

Parameter	Value
Iout.max	9.4A
OCV set point	16.0A
OCV formula	IC controlled
Switching Frequency	600KHz
Input ripple current	2.51A
Output ripple current	1.49A
Choke_size(L*W*H) (mm)	7.6*7.1*3.1
Choke_Isat	26.0A
Choke_DCR	4.50mΩ
Choke_LIR	29.0%
Input capacitance	10UF_10V_X5R_0805*2
Output capacitance	560UF_2.5V*1 22UF_6.3V_X5R_0805*4

Legend:

CPU_VCCIO_LPM	VID1	VID0	VCCIO
0	0	0	0V
1	1	0	0.95V

Notes:

- 27-098317-02 Inductor 0.47uH 20% 4.5mR 26A 7.3*6.8mm MAGICS SRPG0603-R47M-AW
- 27-093697-04 CHIP COIL 0.47UH 20% 4.5mR 6.6*7.3 mm TRIOEM-47BM05V01

USI® Universal Scientific Industrial Co., Ltd.

TITLE: M90a/M838z VCCIO REV: V0.3

Document Number : <Doc>

Prepared by : KERRY HUANG

SIZE: A3 Date: Wednesday, January 15, 2020 PAGE: 75 of 99

EN:PU VDD 1M35

VCCIO_VDD 1M35

Component Values:

Parameter	Value
Iout.max	9.4A
OCV set point	16.0A
OCV formula	IC controlled
Switching Frequency	600KHz
Input ripple current	2.51A
Output ripple current	1.49A
Choke_size(L*W*H) (mm)	7.6*7.1*3.1
Choke_Isat	26.0A
Choke_DCR	4.50mΩ
Choke_LIR	29.0%
Input capacitance	10UF_10V_X5R_0805*2
Output capacitance	560UF_2.5V*1 22UF_6.3V_X5R_0805*4

Legend:

CPU_VCCIO_LPM	VID1	VID0	VCCIO
0	0	0	0V
1	1	0	0.95V

Notes:

- 27-098317-02 Inductor 0.47uH 20% 4.5mR 26A 7.3*6.8mm MAGICS SRPG0603-R47M-AW
- 27-093697-04 CHIP COIL 0.47UH 20% 4.5mR 6.6*7.3 mm TRIOEM-47BM05V01

USI® Universal Scientific Industrial Co., Ltd.


TITLE: M90a/M838z VCCIO REV: V0.3


Document Number : <Doc>

Prepared by : KERRY HUANG


SIZE: A3 Date: Wednesday, January 15, 2020 PAGE: 75 of 99


BLANK

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z BLANK		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 76 of 99



227-094232-02CHIP COIL 1.5uH 20% 48mR 4*4*1.8MM SMD2 MAGIC WQPIG4018L-1R5M




 Universal Scientific Industrial Co., Ltd			
TITLE: M90a/M838z VCC2.5V_VPP		REV: V0.3	
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 78	of 99

Parameter	+5V_S5	+3V_MM_1
Iout.max	21A	10.54A
OCP set point	32.73A	17.94A
OCP formula	$RLIMIT=(ILIMIT \times RDS(ON)) \times 8 / 10 \mu A$	$RLIMIT=(ILIMIT \times RDS(ON)) \times 8 / 10 \mu A$
Switching Frequency	300kHz	355kHz
Input ripple current	9.09A	3.91A
Output ripple current	8.34A	3.53A
Choke_size(L*W*H) (mm)	13.8*12.9*5	13.8*12.9*5
Choke_Isat	48A	32A
Choke_DCR	4.1mΩ	5.5mΩ
Choke_LIR	39.7%	33.5%
Input capacitance	10UF_25V_X5R_1206*3	47UF_25V*1 1UF_25V_X5R_0603*1
Output capacitance	560UF_6.3V*2 10UF_6.3V_X5R_0603*2	560UF_6.3V*2 10UF_6.3V_X5R_0603*2

VCC3 , VCC5 total
Power is 139.8W

+5V_S5
Max. output=19.5A
OCP:32A

+3V_MM_1
Max. output=10.54A
OCP:18A



Flow Diagram for RSMRST# Generation






Figure 349. Flow Diagram for SYS_PWROK/PCH_PWROK Generation



+1V05 PCH S5



teknisi-indonesia.com


~~MAGIC/TRIO~~

27-006301-01 WSRPG0603-R68M-AG
27-044465-01 EM-68BM05V06


Parameter	Value
Iout.max	9.45A
OCP set point	15A
OCP formula	$I_{ocps}=10uA*R_{cs}/(8*R_{ds(on)} \rightarrow I_{ripp})$
Switching Frequency	430kHz
Input ripple current	3.85A
Output ripple current	2.84A
Choke_size(L*W*H) (mm)	7.6*6.8*3.2
Choke_Isat	25A
Choke_DCR	5.5mΩ
Choke_LIR	30.0%
Input capacitance	10UF_6.3V_X5R_0603
Output capacitance	560UF_2.5V*1 22UF_6.3V_X5R_0805



27-094232-02CHIP COIL 1.5uH 20% 48mR 4*4*1.8MM SMD2 MAGIC WQPIG4018L-1R5M


50 +1V8_S5_PG 
MAGIC/TRIO
DCR: 48.0mohm



Parameter	Value
Iout,max	1.4A
OCP set point	4A
OCP formula	IC controlled
Switching Frequency	1MHz
Input ripple current	0.7A
Output ripple current	0.66A
Choke_size(L*W*H) (mm)	4.3*4.3*2.1
Choke_Isat	3.3A
Choke_DCR	48.0mΩ
Choke_LIR	39.0%
Input capacitance	10UF_6.3V_X5R_0603*1
Output capacitance	22UF_6.3V_X5R_0805*2

 Universal Scientific Industrial Co., Ltd.			
TITLE: M90a/M836z V1P8_PCH		REV: V0.3	
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 82 of 99	






Enable Signal Implementations for VccST and VccPLL_OC

VccST Load Switch Enable	Supported VccPLL_OC Load Switch Enables
SLP_S3#	SLP_S3#, or {SLP_S3# AND CPU_C10_GATE#}
SLP_S4#	No gating required (tied to VDDQ), or SLP_S3#, or {SLP_S3# AND CPU_C10_GATE#}


Both Premium and Volume configurations can be used for systems that support the S0ix/Modern Standby state however power may be significantly higher in that state with the Volume configuration.




PCB SIZE: TOLERANCE +/-0.20 mm

FOR CPU


HEAT PIPE SCREW HOLES



SCREW HOLES



PCB SIZE: +/- 0.2 mm

 Universal Scientific Industrial Co., Ltd.			
TITLE: M90a/M838z		REV: V0.3	
HOLE_HEATSINK			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE: A3	Date: Wednesday, January 15, 2020	PAGE: 85 of 99	

2nd M.2 SSD


26	PCIe #20			
25	PCIe #19			
24	PCIe #18	SATA #5		
23	PCIe #17	SATA #4	X4	
22	PCIe #16	SATA #3	X2	
21	PCIe #15	SATA #2	Intel PCIe Storage Device #2	
20	PCIe #14	SATA #1b		
19	PCIe #13	SATA #0b	GbE	
18	PCIe #12	SATA #1a	GbE	
17	PCIe #11	SATA #0a	X2	
16	PCIe #10		X4	
15	PCIe #9	GbE	X2	
14	PCIe #8		Intel PCIe Storage Device #1	
13	PCIe #7(M.2 WiFi)		X2	
12	PCIe #6		X4	
11	PCIe #5	GbE	X2	
10	USB3.0#10	PCIe #4	X2	
9	USB3.0# 9	PCIe #3	X4	
8	USB3.0# 8	PCIe #2	X2	
7	USB3.0# 7	PCIe #1		
6	USB3.1# 6-GEN1			
5	USB3.1# 5-GEN1			
4	USB3.1# 4-GEN1			
3	USB3.1# 3-GEN1 (TYPE-C)			
2	USB3.1# 2-GEN2 for M90a,GEN1 for M838z			
1	USB3.1# 1-GEN2			

1st M.2 SSD


27	28	29	30
PCIe #21	PCIe #22	PCIe #23	PCIe #24
X4			
X2		X2	
Intel PCIe Storage Device #3			

Flexible IO Assign


RESET MAP



SMBUS MAP




CLOCKS DIAGRAM





USI [®] Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z CLOCK DISTRIBUTION		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 89 of 99


Enter DSW State timing diagram




Exit DSW State timing diagram










Signal	Usage	When Sampled	Internal PU/PD	Definition		M90a/M838z Setting
				Set To	Description	
SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	Weak PD	0	Disable "Top Swap" mode (Default)	0 (No external PD)
				1	Enable "Top Swap" mode	
GSPi0_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	Weak PD	0	Disable "No Reboot" mode	0 (PD R116 1K)
				1	Enable "No Reboot" mode	
SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	Weak PD	0	Disable Intel ME Crypto Transport	1 (PU R499 4K7)
				1	Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality)	
GSPi1_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWROK	Weak PD	0	SPI	0 (No external PD)
				1	LPC	
SML0ALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	Weak PD	0	LPC Is selected for EC	1 (PU R145 4K7)
				1	eSPI Is selected for EC	
SPi0_MOSI	BOOT HALT	Rising edge of RSMRST#	Weak PU	0	ENABLE	1 (No external PU)
				1	DISABLED	
GPP_H15 / SML3ALERT#	JTAG ODT	Rising edge of PCH_PWROK		0	ODT DISABLE	1 (PU R5153 100k)
				1	ODT ENABLE	
SPi0_MISO	JTAG ODT	Rising edge of PCH_PWROK	Weak PU	0	ODT DISABLE	1 (no external PD)
				1	ODT ENABLE	
GPP_B23 / SML1ALERT# /	Intel® DCI-OOB	Rising edge of RSMRST#	Weak PD	0	Disable Intel® DCI-OOB (Default)	1 (PU R97 4K7)
				1	Enable Intel® DCI-OOB	
SPi0_IO2	Reserved(CONSENT)	Rising edge of RSMRST#	Weak PU	0	ENABLE	1 (PU R223 1K)
				1	DISABLE	
SPi0_IO3	PERSONALITY	Rising edge of RSMRST#	Weak PU	0	ENABLE	1 (PU R224 1K)
				1	DISABLE	
HDA_SDO / I2S0_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWROK	Weak PD	0	Enable security measures defined in the Flash Descriptor	0 (No external PD)
				1	Disable Flash Descriptor Security (override)	
GPP_H12 / SML2ALERT#	eSPI Flash Sharing Mode	Rising edge of RSMRST#	Weak PD	0	MAFS	0 (No external PD)
				1	SAFS	
DDPB_CTRLDAT A	Display Port B Detected	Rising edge of PCH_PWROK	Weak PD	0	Port B is not detected	0 (No external PD)
				1	Port B is detected	
DDPC_CTRLDAT A	Display Port C Detected	Rising edge of PCH_PWROK	Weak PD	0	Port C is not detected	0 (No external PD)
				1	Port C is detected	
DDPD_CTRLDAT A	Display Port D Detected	Rising edge of PCH_PWROK	Weak PD	0	Port D is not detected	1 (PU R593 2K2)
				1	Port D is detected	
GPP_F23	Display Port F Detected	Rising edge of PCH_PWROK	Weak PD	0	Port D is not detected	0 (No external PD)
				1	Port D is detected	
GPP_J4 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	Weak PD	0	38.4 XTAL frequency selected. (Default)	1 (PU R4991 4K7)
				1	24MHz XTAL frequency selected.	
GPP_J6 / CNV_RGI_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSMRST#		0	Integrated CNVi enable.	1 (PU R4990 20K)
				1	Integrated CNVi disable	
GPP_J9	1.8V VCCSPI	Rising edge of RSMRST#	Weak PD	0	VCCSPI is connected to 3.3V rail	0 (No external PD)
				1	VCCSPI is connected to 1.8V rail	
GPD7	Reserved	Rising edge of DSW_PWROK	Weak PD	0	XTAL INPUT IS SINGLE-ENDED	1 (PU R4981 1K)
				1	XTAL INPUT IS DIFFERENTIAL	

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z PCH STRAPPING		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A4	Date: Wednesday, January 15, 2020	PAGE: 93 of 99



 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z		REV: V0.3
SIO GPIO TABLE		
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 94 of 99



V0.15 to V0.2 CHAGNE LIST

page04:nopop C51 100pFand R6267 20R to plan fix Monotonic for CPU_PLTRST_N

page04:nopop R35 1K to set PEG x16 *1 for PEG X8 X8 CPU ES issue

page04:nopop R51 and pop R5183

page16:change C3591 C3592 from 0402 to 0201 size for placement

page19:add R6261 ,R6262,R6263 100K PD to follow PDG requirement

page19:change R142 R146 from 10K toi 100K to follow PDG requirement

page19:change R109,R110 from 33R to 0R to fix slew rate fail

page21:add R6264 100K PD to follow PDG requirement

page21:change C3347 C3348 C3480 C3479 from 0402 to 0201 size for better G2 RX

page21:R4628,R4629,R4630,R4631 from 0R to 33R to fix undershoot fail

page22:change C3253 from 1uF to 4.7uF to fix +3V3_S5 drop

page33:change HDD stand-off type for AVC requiriement

page34:change R5338 0R to 100R ,C199 from 220pF to 33pF for slew rate finetune >50mV/ns

page35:change R3495 0R->100R ,C2653 from 1000pF to 33 pF for slew rate finetune >50mV/ns

page36:remove 2nd M.2 SSD for GPU sku.

page36:change C3696 from 1000pF to 150pF for slew rate finetune >50mV/ns

page44:reserve U338 TYPE-C load switch for second source

page47:add R6265 100K PD to follow PDG requirement

page47:add C4014 0.47uF to fix +3V3_LAN_S5 drop fail

page48change C3571 C3572 C3940 C313 C3576~C3580,C3538,C3537,C3574 C3575 C3941 C3942 from 0402 to 0201 size for better placement

page48:change R530 0R->100R ,C308 from 220pF to 33 pF for slew rate finetune >50mV/ns

page48:change R5618 R5619 R5620 R5621 75R to 0R ,R5617 0R to 75R for better surger protection

page51:change C1202 from 680pF to 150pF for slew rate finetune >50mV/ns

page51:nopop XS4 32.768KHZ crystal confirmed OK from ITE

page61:pop R6268 10K to follow AMD requirement

page63:reserve Q534,Q535 for +VDD_GPU_S0

page65:change C3891 from 1UF to 0.47UF to finetune GPU power timing

page65:add C4016 0.47uF for +3V3_GPU_S0 SS

page68:change R940 from 1mohm to 2mohm for INA300 voltage limit

page68:change R6183 6K98->4K22,R153 5K23->3K16,R941 4K53->2K74,R6182 4K12->2K49 for OBP finetune

page69:pop C629 4700pF 0402 for +12V_S0 component stress fine-tune

page70:C731 330pF for Vcore LL fine-tune

page70:R980 160Kohm for Vcore LL fine-tune

page70:R1001 2.8Kohm for VCCGT LL fine-tune

page70:R1003 215Kohm for VCCGT LL fine-tune


page70:C744 100pF for VCCGT LL fine-tune

page79:nopop C3618 to fix +5V_S5 glitch

page75:change C1222 2200PF to 4700pF , R5712 from 1R to 3R3 to fix +0V95_CPU_VCCIO_S0, Driver voltage stress, Boost-Phase are Fail


page81:R1154 --> 45K3 1% 0402 for +1V05_PCH_S5 OCP fine-tune

page83:C936 --> 0.47uF for +3V3_S0 switch soft-start

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z		REV: V0.3
CL		
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 96 of 99

V0.1 to V0.15 CHAGNE LIST


- page18:change R91 from 1M to 200K to follow CRB design.
- page20:add GPP_B15~17 for TOF
- page25:add JP54 TOF header for Lenovo requirement
- page30: remove reserve CMC for LVDS connector placement to meet AVC requirement
- page31: nopop Q100,R1168 and add R6258 0R to change LCD_BKLTEN from low to high active to avoid "unable to turn off BL converter issue".
- page34: remove CNVI series 0R to decrease via number
- page51:add GP37 for TOF for Lenovo requirement
- page51:reserve Q533 for adapter detection for Lenovo requirement
- page52:change JP18 from vertical to R/A type for AVC requirement
- page53:add two COM port stand-off for AVC requirement
- page30: remove SW4 spype button for Lenovo requirment
- page55~64: change GPU from R17M* to R19M* for Lenovo requirement
- page68: add adapter detection circuit for Lenovo requirement
- page72: change R6173 from 10mohm to 2mohm for iPCM
- page81: nopop C3320 1UF to fix +1V05_PCH_S5 rising time too slow
- page83: change R281 from 10k to 47K to fix G3->S5 +3V3_S5 glitch

 Universal Scientific Industrial Co., Ltd.			
TITLE: M90a/M838z			REV: V0.3
CL			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 97 of 99	

V0.2 to V0.3 CHAGNE LIST

page03:nopop XDP connector
page04:pop C51 120pF to fix CPU_PLTRST_R_N overshoot
page11:pop R5297 100K to fix SLP_S0_N no-montonic
page12:change C2175 4.7U->10UF and R59 R63 2K->1K to fix DIMM_CA_VREF_A ripple fail
page14:change C2176 4.7UF-> 10UF and R60 R64 2K->1K to fix DIMM_CA_VREF_B ripple fail
page20:nopop R6115 R6116 0R due to no use ISH
page24:add R6287 10K,U339 16pin 32MB SPI BIOS and socket for M90a
page24:nopop R1169 1K due to U304 with discharge function
page31:change R3364 300K->33K,C333 1000PF->0.068UF to fix INNLUX min. brightness fail
page40:change JP37 touch HD from R/A to vertical for AVC requirement
page43:change P5,P6 connector from yellow to black color for Lenovo requirement
page45:change P14 connector from yellow to black color for Lenovo requirement
page46:change P13 connector from yellow to black color for Lenovo requirement
page46:reserve U340 PPF2595UCX and related circuit for 15W wireless charger for P13 top USB port
page48: remove R5618~R5621 0R and change R5617 from 0402 to 0805 for better LAN surge protection
page48: change C4024 C4025 0.1uF for EMI
page51:change R6272,R6273,R6274,R6275 33R to 100R to fix EC SPI flash overshoot
page51:reserve Q536 2N7002,R6290 100K and add R6288 0R ,R6289 1K_1%, C4020 0.1UF for auto disable M.2_DISABLE1_N
page51:connect TOF_CABLE_DET_N to U39 PIN1 for TOF
page51:change GPU SMBUS from SMBUS0 to SMBUS4 and add R6281 R6282 0R,R6283 R6284 4K7 for TOF
page51:nopop R1335 R1336 0R ,add R6279 R6280 0R and add TOF_SMBUS_DATA/CLK to SMBUS0 for TOF
page51:add R6285 10K,R6286 X_10K for BL_IC_ID
page51:connect PANEL_ON to U39 PIN97 for TOF
page51:change R5179 from 0R to 100R to fix SLP_S0_N overshoot fail
page51:change R6272,R6273,R6274,R6275 100R->130R to fix SI overshoot fail.
page54:change JP53 EP HD type to avoid mix with C2 header
page62:change Q514 from 3904 to 2N7002 to fix C BOM GB 60 degree fail
page63:change L268,L267 from 0.22UH to 0.3UH and R6019,R6028 110R to 64R9 ,R5993 R6002 2R2->1R to fix +VDD_GPU_S0 efficiency fail
page65:change R6056 470R->100R and C4016 0.47uF ->68nF,nopop C3722,R6064 100K to 20K for GPU power down timing
page66: add CE105 220UF,change R6073 1K to 7K32 to fix +1V35_GPU_S0 ripple fail
page66:reserve D185 for surge protection
page68:add R6299 R6300 R6301 R6302 for OBP fine-tune
page68:change R6183 6k34_1% ,R153 4k53_1%,R941 4k02_1%,R6182 3k571% for OBP fine-tune
page68:change Q529 Q527 Q528 Q530 from 2N7002 to PM5Q2EA with lower Rds(on) for better OBP precision
page68:change P12 DC-IN connector from yellow to black color for Lenovo requirement
page68:change R940 from 2m ohm to 10m ohm for better OBP precision
page70:nopop C714 0.47UF to fix rising timing too slow
page77:pop C3236 0.047uF to fix tPLT20 timing fail
page77:nopop C3236 0.047uF and pop C3237 0.047uF to fix tCPU18 timing fail (DDR_VTT_VCNTL to DDR VTT max. 35us)) and MSB fail
page83: change C295 from 1U to 0.47U to fix +3V3_WLAN_S5 rising time fail ,spec: <10ms
page97: connect net PANEL_ON to TOF header JP54 pin6

	8845-510780-00	8845-510781-00	8845-510790-00	8845-510860-00	8845-510850-00	8845-510870-00
	M90a w/ GPU	M90a w/ GPU	M90a w/o GPU	M838z w/ GPU	M90a w/o GPU- B BOM	M838z w/ GPU- C BOM
	GD25B256DFIR	W25Q256JVF1Q	GD25B256DFIR	MX25L12872FM2I-10G	MX25L25673GMI-08G	W25Q128JVS1Q
	GD25B127DS1GR	W25Q128JVS1Q	GD25B127DS1GR	MX25L6473FM2I-08G	MX25L12872FM2I-10G	W25Q64JVS1Q
	SAMSUNG	Micron		Micron		SAMSUNG
GDDR						
	w/ BIOS socket		w/ BIOS socket	w/ BIOS socket		
	J20/J18		J20/J18	J20/J18		

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z CL		REV: V0.3
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Wednesday, January 15, 2020	PAGE: 98 of 99

V0.3 to V1.0 CHAGNE LIST

page10: reserve C4028~C4032 47uF for +VCORE_CPU_S0 , reserve C4033~C4035 47uF for +VCCGT_CPU_S0 due to intel Gen5 VRTT tool updated

page31:change R3364 from 33K_1% to 27k_1% to fix INNLUX min. brightness 30 nits fail --ED057483

page31: add CE106 47 uF to fix 600HZ modulation EE noise fail -ED057514

page38: change D9,D10 from TVNS52301AB0 to ESD207-B1-02EL for better ESD protection-ED057483

page39:change JP42 from 16 pin to 13pin for better cable routing -ED057366

page39:remove reserve U19 ESD and add reserve D188 D189 ESD for better USB2.0 routing-N/A

page51:add net EC_MIC_MUTE_MS to EC GP36 and EC_MIC_MUTE to EC GPA0 to avoid MUTE LED off when audio enters D3-N/A

page54:pop R1387 10K ,R6312 0R ,R5252 0R to avoid MUTE LED off when audio enters - D3ED057366

page68: change C700 C701 C702 from 10uF 1206 to 4.7uF 0805 and add C3541 C3937 C4042 4.7uF 0805 to fix SPL EE noise -ED057514

page68: change +20V_CPU_VIN_DSW MLCC from 10uF 1206 to 4.7uF 0805 size to fix SPL EE noise -ED057514

page70:change R977,R981,R983,R4683 from 1% to 0.5% ,C731 from 330pF to 680pF for +VCORE_CPU_S0 AC LL fine-tune (new fast slew VRTT) -ED057514

page70:change R1000 from 54K9_1% to 69K8_0.5%,C745 from 1200pF to 1000pF +VCCGT_CPU_S0 AC LL fine-tune (new fast slew VRTT) -ED057514


page73:pop CE99 560uF for +VCCGT_CPU_S0 AC LL (new fast slew VRTT) -ED057514

page73: remove C782 1uF 0805,C783 10uF 1206 to fix SPL EE noise -ED057514

page74: change C796 1UF 0805->4.7UF 0805,C797 10UF 1206 ->4.7UF 0805 to fix SPL EE noise -ED057514

page77:nopop C3236 0.047uF and pop C3237 0.047uF to fix tCPU18 timing fail (DDR_VTT_VCNTL to DDR VTT max. 35us)) and MSB fail -ED057366

USI P/N	4551-510790-00	4551-000780-00	4551-000781-00	4551-000770-00
SKU	M90a UMA MB	M90A_LI w/ GPU MB	M90A_LC w/ GPU MB	M838z MB W/GP
GDDR	N/A	SAMSUNG	MICRON	MICRON
FLASH	32M+16M	32M+16M	16M+16M	16M+8M
TPM	TPM	TPM	N/A	N/A

 Universal Scientific Industrial Co., Ltd.		
TITLE: M90a/M838z		REV: V0.3
CL		
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Monday, January 20, 2020	PAGE: 99 of 99